## (19) World Intellectual Property Organization

International Bureau





(43) International Publication Date 24 February 2005 (24.02.2005)

PCT

### (10) International Publication Number WO 2005/017904 A1

(51) International Patent Classification7: H01L 27/24

G11C 11/34,

(21) International Application Number:

PCT/US2004/022284

(22) International Filing Date: 12 July 2004 (12.07.2004)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

10/634,140

4 August 2003 (04.08.2003)

- (71) Applicant: OVONYX, INC. [US/US]; 1090 Boeing Street, Boise, Idaho 83705 (US).
- (72) Inventor: LOWREY, Tyler, A.; 2991 Old Parkersburg Pike, West Augusta, Virginia 24485 (US).
- (74) Agents: TROP, Timothy, N. et al.; TROP, PRUNER & HU, P.C., 8554 Katy Freeway, Suite 100, Houston, TX 77024 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GII, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: PHASE CHANGE ACCESS DEVICE FOR MEMORIES



(57) Abstract: A memory may have access devices formed using a chalcogenide material. The access device does not induce a snapback voltage sufficient to cause read disturbs in the associated memory element being accessed. In the case of phase change memory elements, the snapback voltage may be less than the threshold voltage of the phase change memory element.

### Phase Change Access Device For Memories

#### Background

5

10

15

20

25

This invention relates generally to memories utilized to store electronic information.

Generally, memories may include cells or bits arranged in rows and columns such that they may be individually accessed for reading, erasing, and programming. To this end, an access device, sometimes called a selection device, is provided to enable an individual bit on an individual row or column to be accessed. Thus, the row or column may include a number of cells or bits and one individual bit or cell along that column or row may be accessed by activating its access device.

Commonly, access devices are transistors or diodes. However, such access devices are formed in a semiconductor substrate. As a result, valuable real estate on the integrated circuit may be consumed for forming such access devices.

Thus, there is a need for better ways to access cells or bits in memories.

#### Brief Description of the Drawings

Figure 1 is a depiction of a memory array in accordance with one embodiment of the present invention;

Figure 2 is a hypothetical or illustrative plot of current versus voltage for an access device in accordance with one embodiment of the present invention;

Figure 3 is a depiction of a biasing scheme in accordance with one embodiment of the present invention;

Figure 4 is a depiction of another biasing scheme in accordance with one embodiment of the present invention;

Figure 5 is an enlarged, cross-sectional view at an early stage of manufacture of the memory array shown in Figure 1;

Figure 6 is an enlarged, cross-sectional view at a subsequent stage of manufacture in accordance with one embodiment of the present invention;

Figure 7 is an enlarged, cross-sectional view at a subsequent stage of manufacture in accordance with one embodiment of the present invention;

Figure 8 is an enlarged, cross-sectional view at a subsequent stage of manufacture in accordance with one embodiment of the present invention;

10

15

20

25

30

Figure 9 is an enlarged, cross-sectional view at a subsequent stage of manufacture in accordance with one embodiment of the present invention;

Figure 10 is an enlarged, cross-sectional view at a subsequent stage of manufacture in accordance with one embodiment of the present invention;

Figure 11 is an enlarged, cross-sectional view at a subsequent stage of manufacture in accordance with one embodiment of the present invention;

Figure 12 is an enlarged, cross-sectional view at a subsequent stage of manufacture in accordance with one embodiment of the present invention;

Figure 13 is an enlarged, cross-sectional view of a stack of arrays; and

Figure 14 is a system depiction in accordance with one embodiment of the present invention.

#### **Detailed Description**

Referring to Figure 1, a portion of a memory array arranged in columns 10 and rows 12 is illustrated. Each cell may include a memory element 16 and an access device 14. While the access device 14 is shown between the memory element 16 and a column 10, similarly, the access device 14 may be positioned between the memory element 16 and the row 12 in other embodiments. While the terms "rows" and "columns" are used herein, these terms are in a sense arbitrary and these terms refer to any conductive line used to address a memory element 16.

In accordance with one embodiment of the present invention, the access device 14 may use a chalcogenide material. In some embodiments, the memory element 16 may also use a phase change material, but the present invention is not so limited and other memory elements, including a wide variety of thin film memory elements, may be utilized including metal oxide memory elements and paraelectric memory elements, to mention two examples.

In order to select an element 16 on column  $C_N$  and row  $R_N$ , the access device 14 for the selected memory element 16 at that location may be operated. The access device 14 activation allows current to flow through the memory element 16 in one embodiment of the present invention.

Referring to Figure 2, a hypothetical or illustrative current versus voltage characteristic of the access device 14 is illustrated. In a low voltage or low field regime A, the device 14 is off and exhibits very high resistance in some embodiments. The off resistance can, for example, range from 100,000 ohms to greater than 10 gigaohms at a bias

10

15

20

25

30

of half the threshold voltage. The device 14 may remain in its off state until a threshold voltage  $V_T$  or threshold current  $I_T$  switches the device 14 to a highly conductive, low resistance on state. The voltage across the device 14 after turn on drops to a slightly lower voltage, called the holding voltage  $V_H$  and remains very close to the threshold voltage. In one embodiment of the present invention, as an example, the threshold voltage may be on the order of 1.1 volts and the holding voltage may be on the order of .9 volts.

After passing through the snapback region, in the on state, indicated at B, the device 14 voltage drop remains close to the holding voltage as the current passing through the device is increased up to a certain, relatively high, current level. Above that current level the device remains on but displays a finite differential resistance with the voltage drop increasing with increasing current. The device 14 may remain on until the current through the device 14 is dropped below a characteristic holding current value that is dependent on the size and the material utilized to form the device 14.

The snapback voltage is effectively the threshold voltage minus the holding voltage. By reducing the extent of the snapback voltage, read disturbs in the memory element 16 can be reduced. If the snapback voltage is sufficiently small, read disturbs can be avoided. In one embodiment of the present invention, the snapback voltage is reduced to that level that avoids read disturb problems in the associated memory element 16. In an embodiment where the memory element 16 also uses phase change material, the snapback voltage may be less than the threshold voltage of the memory element 16.

One advantage, in some embodiments, of using a chalcogenide material to form the access device 14 is that the access device 14 need not be formed in a semiconductor substrate. As a result, in some embodiments, stacks of memory arrays of the type shown in Figure 1 may be positioned one above the other since access devices need not be present within the substrate.

In some embodiments of the present invention, the access device 14 does not change phase. It remains permanently amorphous and its current-voltage characteristics may remain the same throughout its operating life.

As an example, for a .5 micrometer diameter device 14 formed of TeAsGeSSe having respective atomic percents of 16/13/15/1/55, the holding current may be on the order of 0.1 to 100 micro-ohms in one embodiment. Below this holding current, the device 14 turns off and returns to the high resistance regime at low voltage, low field. The threshold current for the

10

15

20

25

30

device 14 may generally be of the same order as the holding current. The holding current may be altered by changing process variables, such as the top and bottom electrode material and the chalcogenide material. The device 14 may provide high "on current" for a given area of device compared to conventional access devices such as metal oxide semiconductor field effect transistors or bipolar junction transistors.

In some embodiments, the higher current density of the device 14 in the on state allows for higher programming current available to the memory element 16. Where the memory element 16 is a phase change memory, this enables the use of larger programming current phase change memory devices, reducing the need for sub-lithographic feature structures and the commensurate process complexity, cost, process variation, and device parameter variation.

Referring to Figure 3, one technique for addressing the array uses a voltage V applied to the selected column and a zero voltage applied to the selected row. For the case where the device 16 is a phase change memory, the voltage V is chosen to be greater than the device 14 maximum threshold voltage plus the memory element 16 reset maximum threshold voltage, but less than two times the device 14 minimum threshold voltage. In other words, the maximum threshold voltage of the device 14 plus the maximum reset threshold voltage of the device 16 may be less than V and V may be less than two times the minimum threshold voltage of the device 14 in some embodiments. All of the unselected rows and columns may be biased at V/2.

With this approach, there is no bias voltage between the unselected rows and unselected columns. This reduces background leakage current.

After biasing the array in this manner, the memory elements 16 may be programmed and read by whatever means is needed for the particular memory technology involved. A memory element 16 that uses a phase change material may be programmed by forcing the current needed for memory element phase change or the memory array can be read by forcing a lower current to determine the device 16 resistance.

In accordance with another embodiment of the present invention, shown in Figure 4, the voltage V is applied to the selected column and zero volts is applied to the selected row. For the case of a memory element 16 that is a phase change memory, V may be chosen to be greater than the device 14 maximum threshold voltage plus the device 16 maximum reset threshold voltage, but less than three times the device 14 minimum threshold voltage. In

10

15

20

25

30

other words, the maximum threshold voltage of the device 14, plus the maximum reset threshold voltage of the device 14, may be less than V and V may be less than three times the minimum threshold voltage of the device 14. All unselected rows are biased at two-thirds V. All unselected columns may be biased at one-third V.

With this approach, there is a voltage bias between unselected rows and unselected columns of plus and minus V/3. This may contribute to additional background leakage current relative to the embodiments shown in Figure 3. However, additional manufacturing margin may be provided for variability of threshold voltage in some embodiments.

After biasing the array in this manner, the memory element 16 can be programmed and read by whatever means is appropriate for the particular memory technology involved. A memory 16 using a phase change material may be programmed by forcing the current needed for the memory element to change phase or the memory array can be read by forcing a lower current to determine device resistance.

For the case of a phase change memory element 16, programming a given selected bit in an array can be as follows. Unselected rows and columns may be biased as shown in Figures 3 or 4. Zero volts is applied to the selected row. A current is forced on the selected column with a compliance that is greater than the maximum threshold voltage of the device 14 plus the maximum threshold voltage of the device 16. The current amplitude, duration, and pulse shape may be selected to place the memory element 16 in the desired phase and thus, the desired memory state.

Reading a phase change memory element 16 can be performed as follows.

Unselected rows and columns may be biased as shown in Figures 3 or 4. Zero volts is applied to the selected row. A voltage is forced at a value greater than the maximum threshold voltage of the device 14, but less than the minimum threshold voltage of the device 14 plus the minimum threshold voltage of the element 16 on the selected column. The current compliance of this forced voltage is less than the current that could program or disturb the present phase of the memory element 16. If the phase change memory element 16 is set, the access device 14 switches on and presents a low voltage, high current condition to a sense amplifier. If the device 16 is reset, a larger voltage, lower current condition may be presented to the sense amplifier. The sense amplifier can either compare the resulting column voltage to a reference voltage or compare the resulting column current to a reference current.

10

15

20

25

30

The above-described reading and programming protocols are merely examples of techniques that may be utilized. Other techniques may be utilized by those skilled in the art.

To avoid disturbing a set bit of memory element 16 that is a phase change memory, the peak current may equal the threshold voltage of the device 14 minus the holding voltage of the device 14 that quantity divided by the total series resistance including the resistance of the device 14, external resistance of device 16, plus the set resistance of device 16. This value may be less than the maximum programming current that will begin to reset a set bit for a short duration pulse.

A technique for manufacturing the devices 14 and 16, where both devices use chalcogenide material, that is particularly amenable to forming stacked arrays, is illustrated in Figures 5 through 12. It should be understood that this fabrication process is for illustration purposes only and the present invention is in no way limited to those particular techniques.

Referring to Figure 5, initially, a substrate 18 may have a layer of metal 12 deposited on it. In some embodiments, the layer 12 may be aluminum and may ultimately form a rowline in a memory array. In some embodiments, it may be desirable to form the device 16 under the device 14, but in other embodiments the order may be switched. In this embodiment, device 16 is formed under device 14.

Over the layer 12, a layer of dielectric 20 may be formed which, in one embodiment, may be oxide. A number of bottom electrodes 22 may be defined in the dielectric layer 20. In some embodiments, the electrodes 22 may be titanium silicon nitride. In such case, the electrodes 22 may ultimately act as heaters for a phase change material to be added subsequently.

Referring to Figure 6, the phase change material 24 may be positioned over the electrodes 22 and the dielectric 20. Over the phase change material 24 may be the electrode 26. The electrode 26 may a thin film of titanium, titanium nitride, titanium tungsten, carbon, silicon carbide, titanium aluminum nitride, titanium silicon nitride, polycrystalline silicon, tantalum nitride, some combination of these films, or other suitable conductors or resistive conductors compatible with the layer 24. The layer 26 may advantageously be TiSiN or carbon.

In one embodiment of the present invention, the structure that forms the memory element 16 may then be etched into a number of parallel lines and spaces (stripes) in the rowline direction, with the space between rowlines 28, shown in Figure 7.

10

15

20

25

30

Referring to Figure 8, the spaces 28 may then be filled with a dielectric such as high density plasma oxide and subjected to chemical mechanical planarization.

In one embodiment, the phase change material 24 may be a phase change material suitable for non-volatile memory data storage. A phase change material may be a material having electrical properties (e.g., resistance) that may be changed through the application of energy such as, for example, heat, light, voltage potential, or electrical current.

Examples of phase change materials may include a chalcogenide material or an ovonic material. An ovonic material may be a material that undergoes electronic or structural changes and acts as a semiconductor once subjected to application of a voltage potential, electrical current, light, heat, etc. A chalcogenide material may be a material that includes at least one element from column VI of the periodic table or may be a material that includes one or more of the chalcogen elements, e.g., any of the elements of tellurium, sulfur, or selenium. Ovonic and chalcogenide materials may be non-volatile memory materials that may be used to store information.

In one embodiment, the memory material may be chalcogenide element composition from the class of tellurium-germanium-antimony (Te<sub>x</sub>Ge<sub>y</sub>Sb<sub>z</sub>) material or a GeSbTe alloy, although the scope of the present invention is not limited to just these materials.

In one embodiment, if the memory material is a non-volatile, phase change material, the memory material may be programmed into one of at least two memory states by applying an electrical signal to the memory material. An electrical signal may alter the phase of the memory material between a substantially crystalline state and a substantially amorphous state, wherein the electrical resistance of the memory material in the substantially amorphous state is greater than the resistance of the memory material in the substantially crystalline state. Accordingly, in this embodiment, the memory material may be adapted to be altered to one of at least two resistance values within a range of resistance values to provide single bit or multi-bit storage of information.

Programming of the memory material to alter the state or phase of the material may be accomplished by applying voltage potentials to the layers 12 and 26, thereby generating a voltage potential across the memory material 24. An electrical current may flow through a portion of the memory material 24 in response to the applied voltage potentials, and may result in heating of the memory material 24.

10

15

20

25

30

This heating and subsequent cooling may alter the memory state or phase of the memory material 24. Altering the phase or state of the memory material 24 may alter an electrical characteristic of the memory material 24. For example, resistance of the material 24 may be altered by altering the phase of the memory material 24. The memory material may also be referred to as a programmable resistive material or simply a programmable material.

In one embodiment, a voltage potential difference of about 0.5-1.5 volts may be applied across a portion of the memory material by applying about 0 volts to a lower layer 12 and about 0.5-1.5 volts to an upper layer 26. A current flowing through the memory material 24 in response to the applied voltage potentials may result in heating of the memory material. This heating and subsequent cooling may alter the memory state or phase of the material.

In a "reset" state, the memory material may be in an amorphous or semi-amorphous state and in a "set" state, the memory material may be in a crystalline or semi-crystalline state. The resistance of the memory material in the amorphous or semi-amorphous state may be greater than the resistance of the material in the crystalline or semi-crystalline state. The association of reset and set with amorphous and crystalline states, respectively, is a convention. Other conventions may be adopted.

Due to electrical current, the memory material may be heated to a relatively higher temperature to amorphize the memory material and "reset" memory material (e.g., program memory material to a logic "0" value). Heating the volume or memory material to a relatively lower crystallization temperature may crystallize memory material and "set" memory material (e.g., program memory material to a logic "1" value). Various resistances of memory material may be achieved to store information by varying the amount of current flow and duration through the volume of memory material.

The information stored in memory material 24 may be read by measuring the resistance of the memory material. As an example, a read current may be provided to the memory material using opposed layers 12, 26 and a resulting read voltage across the memory material 24 may be compared against a reference voltage using, for example, a sense amplifier (not shown). The read voltage may be proportional to the resistance exhibited by the memory storage element. Thus, a higher voltage may indicate that memory material is in a relatively higher resistance state, e.g., a "reset" state. A lower voltage may indicate that the memory material is in a relatively lower resistance state, e.g., a "set" state.

10

15

20

25

30

Moving to Figure 9, in one embodiment, the fabrication of the access device 14 begins by depositing a layer of threshold material 32, followed by a layer of top electrode 34, followed by a conductive layer 36. In some embodiments of the present invention, the top electrode 34 may be a thin film of titanium, titanium nitride, titanium tungsten, carbon, silicon carbide, titanium aluminum nitride, titanium silicon nitride, polycrystalline silicon, tantalum nitride, some combination of these films, or other suitable conductors or resistive conductors compatible with the layer 32. In some embodiments it is most advantageous for the top electrode 34 to be formed of carbon or titanium silicon nitride. The thickness of the top electrode 34, in some embodiments, may be in the range of 20 to 2000 Angstroms and most advantageously, in one embodiment, 500 Angstroms.

Under the top electrode 34 is the material 32 that may be a chalcogenide material. An example of such a material is SiTeAsGeX in an atomic percent ratio of 14/39/37/9/1 where X is indium or phosphorous. Another example is SiTeAsGeSSe in the atomic percent ratio of 5/34/28/11/21/1. Still another example is TeAsGeSSe in the atomic percent of 16/13/15/1/55.

The material 32 may be made relatively thin so that the holding voltage is close to the threshold voltage. The thickness of the material 32 may be in the range of about 20 to about 500 Angstroms in some embodiments and most advantageously about 200 Angstroms in one embodiment.

Referring to Figure 10, the structure shown in Figure 9 may then be patterned into elongated columns. Layers 36, 34, 32, 26, and 24 may be patterned in a self-aligned sequential etch for all these layers (elongated columns). Since the layers 26 and 24 were patterned in row stripes at an earlier step, the result is a square isolated region for layers 26 and 24 forming an isolated phase change memory device at each row/column intersection. For the access devices 14, there may be no substantial current leakage in some embodiments between adjacent cells along the same column even though no isolation layer is provided between the access device 14 because of the relatively high resistance of the material 32.

Referring to Figure 11, the structure shown in Figure 10 may then be covered with an insulator 38, such as high density plasma oxide, followed by chemical mechanical planarization in some embodiments.

Then, referring to Figure 12, plugs 44 may formed in the memory array 40 to enable electrical connection to the conductors 36. In the periphery 42, plugs 46 may be provided

10

15

20

25

30

down to the layer 12 that couples to the electrodes 22 of the element 16. As a result, each column and row of the array 40 may be addressed from above in one embodiment.

Appropriate metal connections may enable each row 12 of each element 16 to be coupled to receive appropriate electrical potentials for biasing, reading, programming from an overlying conductive line (not shown) via the plugs 46. Thus, a large number of the plugs 46 may be provided.

Similarly, each column of devices 14 may include a plug 44 which, through patterning of the layer 36, may provide individual connections to each column of devices 14.

Referring to Figure 13, a stacked structure made up of two separate memory arrays, one above the other, is illustrated. Each array includes a plurality of memory elements 16 and associated access devices 14 arranged in rows and columns. By suitably patterning the associated metallization layers 12 and 36, potentials can be applied individually to each cell of the overlying array or underlying array uniquely using the cell's corresponding row or column for the overlying array or the underlying array. The sequence of stacked memory arrays may be implemented in two or more layers.

As a result of the configuration shown in Figure 13, the underlying substrate 18 is effectively largely unused. Instead of populating the substrate 18 with access devices, it can be devoted to providing row and column decoders, sense amplifiers, cache memory, and other functions underneath the memory array 40.

While an embodiment with a single access device 14 per cell or bit is illustrated, it is possible to use two or more access devices in series per bit or cell. This results in access devices 14 with effectively higher holding voltages and threshold voltages. For example, for a series combination of access devices, a combined threshold of about 3 volts and a combined holding voltage of about 2.8 volts may be achieved. More than two access devices may also be placed in series. Devices with different individual threshold voltages and holding voltages may be utilized to achieve a desirable targeted combination of holding and threshold voltages.

Turning to Figure 14, a portion of the system 500 in accordance with an embodiment of the present invention is described. The system 500 may be used in wireless devices such as, for example, a personal digital assistant (PDA), a laptop or portable computer with wireless capability, a web tablet, a wireless telephone, a pager, an instant messaging device, a digital music player, a digital camera, or other devices that may be adapted to transmit and/or

-11-

receive information wirelessly. The system 500 may be used in any of the following systems: a wireless local area network (WLAN) system, a wireless personal area network (WPAN) system, or a cellular network, although the scope of the present invention is not limited in this respect.

The system 500 may include a controller 510, an input/output (I/O) device 520 (e.g., a keypad display), a memory 530, and a wireless interface 540 coupled to each other via a bus 550. It should be noted that the scope of the present invention is not limited to embodiments having any or all of these components.

The controller 510 may comprises, for example, one or more microprocessors, digital signal processors, microcontrollers, or the like. The memory 530 may be used to store messages transmitted to or by the system. The memory 530 may also be optionally used to store instructions that are executed by the controller 510. During the operation of the system 500 it may be used to store user data. The memory 530 may be provided by one or more different types of memory. For example, a memory 530 may comprise a volatile memory (any type of random access memory), a non-volatile memory such as a flash memory, and/or phase change memory that includes a memory such as, for example, memory element 16 and access device 14.

The I/O device 520 may be utilized to generate a message. The system 500 may use the wireless interface 540 to transmit and receive messages to and from a wireless communication network with a wireless radio frequency (RF) signal. Examples of the wireless interface 540 may include an antenna or a wireless transceiver, such as a dipole antenna, although the scope of the present invention is not limited in this respect.

While the present invention has been described with respect to a limited number of embodiments, those skilled in the art will appreciate numerous modifications and variations therefrom. It is intended that the appended claims cover all such modifications and variations as fall within the true spirit and scope of this present invention.

5

10

15

20

25

#### What is claimed is:


|   | What is claimed is.  |      |
|---|--|------|
| 1 | 1. A.method comprising:  |      |
| 2 | forming a chalcogenide access device having a snapback voltage low enough            | ugh  |
| 3 | to avoid disturbing data stored in a memory element while reading the memory element |      |
| 4 | selected by the access device.   |      |
| 1 | 2. The method of claim 1 including forming the chalcogenide access device            | to   |
| 2 | have a snapback voltage less than the threshold voltage of the memory element.       |      |
| 1 | 3. The method of claim 2 including forming the memory element of a phase             |      |
| 2 | change material.   |      |
| 1 | 4. The method of claim 2 including forming the memory element of a thin fi           | lm   |
| 2 | material.  |      |
| 1 | 5. The method of claim 1 including forming at least two arrays of memory             |      |
| 2 | elements stacked one on top of the other.  |      |
| 1 | 6. The method of claim 5 including forming memory arrays with at least two           | )    |
| 2 | memory elements each having a chalcogenide access device.                            |      |
| 1 | 7. The method of claim 6 including forming said chalcogenide access device           | es   |
| 2 | above a semiconductor substrate.   |      |
| 1 | 8. The method of claim 7 including forming said memory elements above sa             | id   |
| 2 | semiconductor substrate.   |      |
| 1 | 9. The method of claim 8 including forming an access device over a memory            | y    |
| 2 | element.   |      |
| 1 | 10. The method of claim 9 including forming the access device directly on top        | p 0: |
| 2 | the memory element without an intervening barrier layer.                             |      |

| 1 | 11.  | A memory comprising:  |  |  |  |  |  |
|---|--|---|--|--|--|--|--|
| 2 |  | a cell including a chalcogenide access device and a memory element, the     |  |  |  |  |  |
| 3 | chalcogenide   | access device having a snapback voltage low enough to avoid disturbing data |  |  |  |  |  |
| 4 | stored in the memory element while reading the memory element. |   |  |  |  |  |  |
|   |  |   |  |  |  |  |  |
| 1 | 12.  | The memory of claim 11 wherein said chalcogenide access device has a        |  |  |  |  |  |
| 2 | snapback volt  | tage less than the threshold voltage of the memory element.                 |  |  |  |  |  |
| 1 | 13.  | The memory of claim 12 wherein said memory element includes a phase         |  |  |  |  |  |
| 2 | change mater   |   |  |  |  |  |  |
| 1 | 14.  | The memory of claim 12 wherein said memory element includes a thin film     |  |  |  |  |  |
| 2 | material.  |   |  |  |  |  |  |
| 1 | 15.  | The memory of claim 11 including at least two memory arrays, each array     |  |  |  |  |  |
| 1 |  | lurality of cells stacked one on top of the other.                          |  |  |  |  |  |
| 2 | including a p  | furality of cens stacked one on top of the other.                           |  |  |  |  |  |
| 1 | 16.  | The memory of claim 15 including at least two memory elements each having   |  |  |  |  |  |
| 2 | a chalcogenio  | de access device.   |  |  |  |  |  |
|   |  |   |  |  |  |  |  |
| 1 | 17.  | The memory of claim 16 including a semiconductor substrate, said            |  |  |  |  |  |
| 2 | chalcogenide   | access devices of said two memory elements formed above said semiconductor  |  |  |  |  |  |
| 3 | substrate.   |   |  |  |  |  |  |
| 1 | 18.  | The memory of claim 17 wherein said two memory elements are formed          |  |  |  |  |  |
| 2 | above said se  | emiconductor substrate.   |  |  |  |  |  |
|   |  |   |  |  |  |  |  |
| 1 | 19.  | The memory of claim 18 including an access device located over at least one |  |  |  |  |  |
| 2 | of the two m   | emory elements.   |  |  |  |  |  |
| _ | 20   | The many of alaim 10 wherein the access device is directly on ton of the    |  |  |  |  |  |
| 1 | 20.  | The memory of claim 19 wherein the access device is directly on top of the  |  |  |  |  |  |
| 2 | memory eler  | nent.   |  |  |  |  |  |

| 1  | 21.   | A system comprising:   |  |  |  |  |  |
|----|---|--|--|--|--|--|--|
| 2  |   | a processor-based device;  |  |  |  |  |  |
| 3  |   | a wireless interface coupled to said processor-based device; and               |  |  |  |  |  |
| 4. |   | a memory coupled to said device, said memory including a cell with a           |  |  |  |  |  |
| 5  | chalcogenide  | access device and a memory element, the chalcogenide access device having a    |  |  |  |  |  |
| 6  | snapback vol  | tage low enough to avoid disturbing data stored in the memory element while    |  |  |  |  |  |
| 7  | reading the m   | nemory element.  |  |  |  |  |  |
| 1  | 22.   | The system of claim 21 wherein said chalcogenide access device has a           |  |  |  |  |  |
| 2  | snapback voltage less than the threshold voltage of the memory element.             |  |  |  |  |  |  |
| 1  | 23.   | The system of claim 22 wherein said memory element includes a phase change     |  |  |  |  |  |
| 2  | material.   |  |  |  |  |  |  |
| 1  | 24.   | The system of claim 21 wherein said memory includes at least two arrays each   |  |  |  |  |  |
| 2  | having rows and columns, one of said arrays stacked above the other of said arrays. |  |  |  |  |  |  |
| 1  | 25.   | The system of claim 24 including two memory elements each having a             |  |  |  |  |  |
| 2  | chalcogenide  | access device.   |  |  |  |  |  |
| 1  | 26.   | The system of claim 25 including a substrate, said chalcogenide access devices |  |  |  |  |  |
| 2  | formed above  | e said substrate.  |  |  |  |  |  |
| 1  | 27.   | The system of claim 26 wherein said memory elements are formed above said      |  |  |  |  |  |
| 2  | semiconducto  | or substrate.  |  |  |  |  |  |
| 1  | 28.   | The system of claim 27 including an access device                              |  |  |  |  |  |
| 2  | located over  | the memory element.  |  |  |  |  |  |
| 1  | 29.   | The system of claim 28 wherein the access device is directly on top of the     |  |  |  |  |  |
| 2  | memory elen   | nent.  |  |  |  |  |  |
|    |   |  |  |  |  |  |  |

- 15 -

- 1 30. The system of claim 21 wherein said access device and said memory element 2 include chalcogenide material and the chalcogenide material used in the access device and 3 the memory element are different chalcogenide materials.
- 1 31. The system of claim 21 wherein said wireless interface includes a dipole 2 antenna.



2/10








FIG. 2









6/10







8/10



9/10





#### INTERNATIONAL SEARCH REPORT

ternational Application No

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 G11C11/34 H01L27/24

According to International Patent Classification (IPC) or to both national classification and IPC

#### B. FIELDS SEARCHED

 $\begin{array}{ll} \mbox{Minimum documentation searched (classification system followed by classification symbols)} \\ \mbox{IPC 7} & \mbox{G11C} & \mbox{H01L} \end{array} .$ 

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ, INSPEC

| Category ° | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No.                                |
|------------|--|--|
| X<br>Y     | DD 251 225 A (KARL MARX STADT TECH<br>HOCHSCHUL) 4 November 1987 (1987-11-04)      | 1-4,<br>11-14,<br>21-23,<br>30,31<br>5-10,<br>15-20, |
|            | page 1, paragraph 1 - page 2, last<br>paragraph; figures 1,2                       | 24-29  |
| Y          | US 2003/001230 A1 (LOWREY TYLER A) 2 January 2003 (2003-01-02)                     | 5-10,<br>15-20,<br>24-30                             |
|            | paragraph '0040! - paragraph '0044!;<br>figures 3-5                                | 24-30  |
|            | -/   |  |

| Further documents are listed in the continuation of box C.   | χ Patent family members are listed in annex.  |
|--|---|
| Special categories of cited documents:  A' document defining the general state of the art which is not considered to be of particular relevance  E' earlier document but published on or after the international filing date  L' document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)  O' document referring to an oral disclosure, use, exhibition or other means  P' document published prior to the international filing date but later than the priority date claimed | <ul> <li>'T' tater document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</li> <li>'X' document of particular relevance; the ctaimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</li> <li>'Y' document of particular relevance; the ctaimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</li> <li>'&amp;' document member of the same patent family</li> </ul> |
| Date of the actual completion of the international search  7 September 2004  | Date of mailing of the international search report  22/09/2004  |
| Name and mailing address of the ISA  European Patent Office, P.B. 5818 Patentlaan 2  NL - 2280 HV Rijswijk  Tel. (+31-70) 340-2040, Tx. 31 651 epo nl.  Fax: (+31-70) 340-3016   | Authorized officer  Colling, P  |

Form PCT/ISA/210 (second sheet) (January 2004)

### INTERNATIONAL SEARCH REPORT

¹ternational Application No
²CT/US2004/022284

| C.(Continu | ation) DOCUMENTS CONSIDERED TO BE RELEVANT  Citation of document, with indication, where appropriate, of the relevant passages   | Relevant to claim No.   |
|------------|--|-------------------------|
| Category   | Gilation of document, with mulcation, where appropriate, of the relevant passages  |                         |
| Y          | US 6 579 760 B1 (LUNG HSIANG-LAN) 17 June 2003 (2003-06-17) column 1, line 62 - column 8, line 16; figures 1-12  | 5-10,<br>15-20,30       |
| Ρ,Χ        | WO 2004/055899 A (OVONYX INC) 1 July 2004 (2004-07-01) figures 1-4,13,20 page 6, last paragraph - page 7, paragraph 1 page 26, last paragraph - page 27, paragraph 3 page 32, paragraph 1 - page 33, paragraph 2 | 1-30                    |
| Ρ,Χ        | WO 2004/055828 A (OVONYX INC) 1 July 2004 (2004-07-01)   | 1-4,<br>11-14,<br>21-23 |
|            | page 1, line 29 - page 7, line 7   |                         |
| A          | WO 99/44258 A (PARATORE ROBERT M; INTERMEC IP CORP (US)) 2 September 1999 (1999-09-02) page 4, line 26 - page 5, line 15; figure 3   | 31                      |

Form PCT/ISA/210 (continuation of second sheet) (January 2004)

# INTERNATIONAL SEARCH REPORT

Information on patent family members

· ternational Application No 'CT/US2004/022284

| Patent document cited in search report |    | Publication date |                | Patent family<br>member(s)           |         | Publication date                       |
|--|----|------------------|----------------|--------------------------------------|---------|--|
| DD 251225                              | Α  | 04-11-1987       | DD             | 251225                               | A1      | 04-11-1987                             |
| US 2003001230                          | A1 | . 02-01-2003     | US             | 6501111                              | B1      | 31-12-2002                             |
| US 6579760                             | B1 | 17-06-2003       | CN<br>JP<br>US | 1449021<br>2003303941<br>2003186481  | A       | 15-10-2003<br>24-10-2003<br>02-10-2003 |
| WO 2004055899                          | A  | 01-07-2004       | US<br>DE<br>WO | 2004113137<br>10343209<br>2004055899 | A1      | 17-06-2004<br>15-07-2004<br>01-07-2004 |
| WO 2004055828                          | Α  | 01-07-2004       | US.<br>WO      | 2004114413<br>2004055828             |         | 17-06-2004<br>01-07-2004               |
| WO 9944258                             | A  | 02-09-1999       | AU<br>WO       | 2576999<br>9944258                   | A<br>A1 | 15-09-1999<br>02-09-1999               |

Form PCT/ISA/210 (patent family annex) (January 2004)

THIS PAGE BLANK WSPTON